

### Description

The HM5N15Q uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

### General Features


- $V_{DS} = 150V, I_D = 5A$
- $R_{DS(ON)} < 300m\Omega @ V_{GS}=10V$  (Typ:70m $\Omega$ )
- High density cell design for ultra low  $R_{DS(on)}$
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high  $E_{AS}$
- Excellent package for good heat dissipation

### Application


- Boost converters
- LED backlighting
- Uninterruptible power supply

**100% UIS TESTED!**

**100%  $\Delta V_{ds}$  TESTED!**



Schematic diagram



Marking and pin assignment

### Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
HM5N15Q	HM5N15Q	DFN3X3-8L	-	-	-

### Absolute Maximum Ratings ( $T_c=25^\circ C$ unless otherwise noted)

Symbol	Parameter	Limit	Unit
$V_{DS}$	Drain-Source Voltage	150	V
$V_{GS}$	Gate-Source Voltage	$\pm 20$	V
$I_D$	Drain Current-Continuous	5	A
$I_D (100^\circ C)$	Drain Current-Continuous( $T_c=100^\circ C$ )	3.5	A
$I_{DM}$	Pulsed Drain Current	15	A
$P_D$	Maximum Power Dissipation	75	W
	Derating factor	0.5	W/ $^\circ C$
$E_{AS}$	Single pulse avalanche energy <sup>(Note 5)</sup>	200	mJ
$T_J, T_{STG}$	Operating Junction and Storage Temperature Range	-55 To 175	$^\circ C$

### Thermal Characteristic

$R_{\theta JC}$	Thermal Resistance, Junction-to-Case <sup>(Note 2)</sup>	2.0	$^\circ C/W$
-----------------	--	-----	--------------

**Electrical Characteristics ( $T_c=25^\circ\text{C}$  unless otherwise noted)**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	150	165	-	V
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{\text{DS}}=150\text{V}, V_{\text{GS}}=0\text{V}$	-	-	1	$\mu\text{A}$
$I_{\text{GSS}}$	Gate-Body Leakage Current	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	$\pm 100$	nA
<b>On Characteristics</b> <sup>(Note 3)</sup>						
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1.5	2	2.5	V
$R_{\text{DS}(\text{ON})}$	Drain-Source On-State Resistance	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=10\text{A}$	-	260	300	$\text{m}\Omega$
$g_{\text{FS}}$	Forward Transconductance	$V_{\text{DS}}=5\text{V}, I_{\text{D}}=10\text{A}$	-	20	-	S
<b>Dynamic Characteristics</b> <sup>(Note 4)</sup>						
$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}}=25\text{V}, V_{\text{GS}}=0\text{V}, F=1.0\text{MHz}$	-	2000	-	PF
$C_{\text{oss}}$	Output Capacitance		-	290	-	PF
$C_{\text{rss}}$	Reverse Transfer Capacitance		-	180	-	PF
<b>Switching Characteristics</b> <sup>(Note 4)</sup>						
$t_{\text{d(on)}}$	Turn-on Delay Time	$V_{\text{DD}}=75\text{V}, R_{\text{L}}=5\Omega$ $V_{\text{GS}}=10\text{V}, R_{\text{GEN}}=3\Omega$	-	10.5	-	nS
$t_r$	Turn-on Rise Time		-	5.5	-	nS
$t_{\text{d(off)}}$	Turn-Off Delay Time		-	14.5	-	nS
$t_f$	Turn-Off Fall Time		-	3	-	nS
$Q_g$	Total Gate Charge	$V_{\text{DS}}=75\text{V}, I_{\text{D}}=10\text{A}, V_{\text{GS}}=10\text{V}$	-	17	-	nC
$Q_{\text{gs}}$	Gate-Source Charge		-	4	-	nC
$Q_{\text{gd}}$	Gate-Drain Charge		-	4.4	-	nC
<b>Drain-Source Diode Characteristics</b>						
$V_{\text{SD}}$	Diode Forward Voltage <sup>(Note 3)</sup>	$V_{\text{GS}}=0\text{V}, I_{\text{S}}=8\text{A}$	-	-	1.2	V
$I_{\text{S}}$	Diode Forward Current <sup>(Note 2)</sup>	-	-	-	5	A
$t_{\text{rr}}$	Reverse Recovery Time	$T_{\text{J}} = 25^\circ\text{C}, \text{IF} = 10\text{A}$ $dI/dt = 100\text{A}/\mu\text{s}$ <sup>(Note 3)</sup>	-	32	-	nS
$Q_{\text{rr}}$	Reverse Recovery Charge		-	53	-	nC
$t_{\text{on}}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

**Notes:**


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production
5. EAS condition:  $T_j=25^\circ\text{C}, V_{\text{DD}}=50\text{V}, V_G=10\text{V}, L=0.5\text{mH}, R_g=25\Omega$

### Test Circuit


#### 1) E<sub>AS</sub> Test Circuit



#### 2) Gate Charge Test Circuit



#### 3) Switch Time Test Circuit



### Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds




Figure 9 Power De-rating




Figure 8 Safe Operation Area




Figure 10 ID Current- Junction Temperature






Figure 11 Normalized Maximum Transient Thermal Impedance

DFN3X3 EP Package Information



DIM.	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.700	0.80	0.900	0.0276	0.0315	0.0354
A1	0.00	---	0.05	0.000	---	0.002
b	0.24	0.30	0.35	0.009	0.012	0.014
c	0.10	0.152	0.25	0.004	0.006	0.010
D	3.00 BSC			0.118 BSC		
D1	2.35 BSC			0.093 BSC		
E	3.20 BSC			0.126 BSC		
E1	3.00 BSC			0.118 BSC		
E2	1.75 BSC			0.069 BSC		
E3	0.575 BSC			0.023 BSC		
e	0.65 BSC			0.026 BSC		
L	0.30	0.40	0.50	0.0118	0.0157	0.0197
L1	0	---	0.100	0	---	0.004
θ1	0°	10°	12°	0°	10°	12°