N-Channel Enhancement Mode Power MOSFET

Description

The HM5N20R uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features

- V_{DS} = 200V,I_D =5A
  $R_{DS(ON)}$ < 650mΩ @ V_{GS}=10V (Typ:520mΩ)
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



Schematic diagram



Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
HM5N20R	HM5N20R	SOT-223	-	-	-

Absolute Maximum Ratings (T_A=25℃unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	200	V
Gate-Source Voltage	V_{GS}	±30	V
Drain Current-Continuous	I_D	5	A
Drain Current-Pulsed (Note 1)	I_{DM}	20	A
Maximum Power Dissipation	P_D	3	W
Operating Junction and Storage Temperature Range	T_J,T_{STG}	-55 To 150	℃

Thermal Characteristic

Thermal Resistance,Junction-to-Ambient (Note 2)	$R_{\theta JA}$	41.7	℃/W

Electrical Characteristics (T_A=25℃unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	V_{GS}=0V I_D=250μA	200	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	V_{DS}=200V,V_{GS}=0V	-	-	1	μA

Gate-Body Leakage Current	I_{GSS}	V_{GS}=±30V,V_{DS}=0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	$V_{GS(th)}$	V_{DS}=V_{GS},I_D=250μA	2.0	3.0	4.0	V
Drain-Source On-State Resistance	$R_{DS(ON)}$	V_{GS}=10V, I_D=5A	-		650	mΩ
Forward Transconductance	g_{FS}	V_{DS}=15V,I_D=5A	-	8	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C_{lss}	V_{DS}=25V,V_{GS}=0V, F=1.0MHz	-	580	-	PF
Output Capacitance	C_{oss}		-	90	-	PF
Reverse Transfer Capacitance	C_{rss}		-	3	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	$t_{d(on)}$	V_{DD}=100V, R_L=15Ω V_{GS}=10V,R_G=2.5Ω	-	10	-	nS
Turn-on Rise Time	t_r		-	12	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	15	-	nS
Turn-Off Fall Time	t_f		-	15	-	nS
Total Gate Charge	Q_g	V_{DS}=100V,I_D=5A, V_{GS}=10V	-	12		nC
Gate-Source Charge	Q_{gs}		-	2.5	-	nC
Gate-Drain Charge	Q_{gd}		-	3.8	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V_{SD}	V_{GS}=0V,I_S=5A	-	-	1.2	V
Diode Forward Current (Note 2)	I_S		-	-	5	A

Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production

Test Circuit

1）E_{AS} test circuit



2）Gate charge test circuit



3）Switch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)



Figure 1 Output Characteristics



Figure 2 Transfer Characteristics



Figure 3 Rdson- Drain Current



Figure 4 Rdson-JunctionTemperature



Figure 5 Gate Charge



Figure 6 Source- Drain Diode Forward



Figure 7 Capacitance vs Vds



Figure 9 BV_{DSS} vs Junction Temperature



Figure 8 Safe Operation Area



Figure 10 $V_{GS(th)}$ vs Junction Temperature



Figure 11 Normalized Maximum Transient Thermal Impedance

Package Information：



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.520	1.800	0.060	0.071
A1	0.000	0.100	0.000	0.004
A2	1.500	1.700	0.059	0.067
b	0.660	0.820	0.026	0.032
c	0.250	0.350	0.010	0.014
D	6.200	6.400	0.244	0.252
D1	2.900	3.100	0.114	0.122
E	3.300	3.700	0.130	0.146
E1	6.830	7.070	0.269	0.278
e	2.300(BSC)		0.091(BSC)	
e1	4.500	4.700	0.177	0.185
L	0.900	1.150	0.035	0.045
θ	0°	10°	0°	10°

SOT-223 Package